CLAIMS

What is claimed is:

 $\square 1$

T 2 T 3 T 4 T 5 T 1

2

- 1 1. A method of flashing an image to a plurality of electrically erasable programmable read
- 2 only memories (EEPROMs) across a communication bus, the method comprising:
- 3 compressing the image to create a compressed image;
- broadcasting the compressed image to the plurality of EEPROMs substantially
- 5 simultaneously across the communication bus; and
- flashing the image onto each of the plurality of EEPROMs.
 - 2. The method of flashing a plurality of EEPROMs as defined in claim 1 wherein compressing the image further comprises:
 - creating an initial frequency table of an initial image placed on the plurality of EEPROMs;
 - creating the compressed image using the initial frequency table.
 - 3. The method of flashing a plurality of EEPROMs as defined in claim 2 further comprising refraining from broadcasting the initial frequency table along with the compressed image.
- 1 4. The method of flashing a plurality of EEPROMs as defined in claim 2 wherein creating the
- 2 compressed image further comprises Huffman encoding.
- 1 5. The method of flashing a plurality of EEPROMs as defined in claim 1 wherein
- 2 broadcasting the image further comprises:

51362.02/1662 39400 - 18 -

sending the compressed image in a plurality of broadcast packets;

querying each of the plurality of EEPROMs for a list of missing packets from the

programmable read only memory (EEPROM) device having an image thereon; and

6

3

- 9 EEPROM image to be placed in the EEPROM device of each of the plurality of computer systems.
- 1 9. The system as defined in claim 8 wherein the first computer system is adapted to compress
- 2 the new EEPROM image prior to its broadcast.
- 1 10. The system as defined in claim 9 wherein the first computer system is adapted to Huffman
- 2 encode the new EEPROM image prior to its transfer, and wherein the first computer system is
 - further adapted to not send the frequency table used for Huffman encoding along with the new
 - EEPROM image.

_3

- 11. The system as defined in claim 10 wherein the first computer system uses a predefined
- frequency table to encode each new EEPROM image.
- 12. The system as defined in claim 10 wherein the plurality of computer systems each uses a
- 2 predefined frequency table to decode each new EEPROM image prior to flashing.
- 1 13. The system as defined in claim 8 wherein each of the plurality of computer systems further
- 2 comprises:
- a microprocessor coupled to the EEPROM device; and
- a random access memory array (RAM) coupled to the microprocessors;

51362.02/1662.39400 - 20 -

5	wherein the microprocessor is adapted to receive the new EEPROM image broadcast
6	across the communication bus and store the new EEPROM image in the RAM; and
7	wherein the microprocessor is further adapted to flash the new EEPROM image to the
8	EEPROM after the entire new EEPROM image is stored in the RAM.
1	14. The system as defined in claim 13 wherein the first computer system is adapted to
2	compress the new EEPROM image prior to its broadcast.
1	15. The system as defined in claim 14 wherein the microprocessor of each of the plurality of
2	computer systems is further adapted to decompress the new EEPROM image prior to flashing that
23 3 4 5	new EEPROM image to the EEPROM device.
4	
5	16. The system as defined in claim 8 wherein each of the plurality of computer systems further
6	comprises:
7	a microcontroller coupled to the EEPROM device;

a random access memory array (RAM) coupled to the microcontroller;

wherein the microcontroller is adapted to receive the new EEPROM image broadcast across the communication bus and store that image in the RAM; and

wherein the microcontroller is further adapted to flash the new EEPROM image to the EEPROM after the entire new EEPROM image is stored in the RAM.

17. The system as defined in claim 16 wherein the first computer system is adapted to

2 compress the new EEPROM image prior to its broadcast.

- 21 -

9

10

- 1 18. The system as defined in claim 17 wherein the microcontroller of each of the plurality of
- computer systems is further adapted to decompress the new EEPROM image prior to flashing that 2
- 3 new EEPROM image to the EEPROM device.
- 1 19. The system as defined in claim 8 wherein the communication bus further comprises a low
- 2 bandwidth communication bus.
- 1 20. A method of flashing a single image to a plurality of electrically erasable programmable read only memories (EEPROMs) across a communication bus, the method comprising:

sending the single image across the communication bus to each of the plurality of EEPROMs substantially simultaneously; and

flashing the image onto each of the plurality of EEPROMs.

- The method of flashing a plurality of EEPROMs as defined in claim 20 wherein sending 21. the single image to each of the plurality of EEPROMs substantially simultaneously further comprises broadcasting the single image across the communication bus being a low bandwidth
- 4 communication bus.

3

- The method of flashing a plurality of EEPROMs as defined in claim 20 further comprising, 22. 1
- prior to the sending step, compressing the single image to create a compressed single image. 2

- 22 -

- 1 23. The method of flashing a plurality of EEPROMs as defined in claim 22 wherein the
- 2 sending step further comprises sending the compressed single image across the communication bus
- 3 to each of the plurality of EEPROMs substantially simultaneously.
- 1 24. The method of flashing a plurality of EEPROMs as defined in claim 23 wherein sending
- 2 the compressed single image to each of the plurality of EEPROMs substantially simultaneously
- 3 further comprises broadcasting the compressed single image across the communication bus being a
- 4 low bandwidth communication bus.
 - 25. The method of flashing a plurality of EEPROMs as defined in claim 22 wherein compressing the single image further comprises:
 - creating an initial frequency table of an initial image placed on the plurality of EEPROMs; and
 - creating the compressed single image using the initial frequency table created for the initial image.
- 1 26. The method of flashing a plurality of EEPROMs as defined in claim 25 further comprising
- 2 refraining from broadcasting the initial frequency table along with the compressed single image.
- 1 27. The method of flashing a plurality of EEPROMs as defined in claim 25 wherein creating
- 2 the compressed single image further comprises Huffman encoding the single image using the
- 3 initial frequency table.

51362,02/1662 39400 - 23 -

querying each of the plurality of EEPROMs for a list of missing packets from the single

5 image; and

6 broadcasting the missing packets from the single image.

1 29. The method of flashing a plurality of EEPROMs as defined in claim 20 wherein flashing 2 the single image onto each of the plurality of EEPROMs further comprises:

flashing the single image onto each of the plurality of EEPROMs individually; and refraining from flashing a remaining EEPROM if any of the plurality of EEPROMs fail to properly flash.

30. The method of flashing a plurality of EEPROMs as defined in claim 20 wherein sending the single image further comprises sending the single image across a low bandwidth communication bus.

- 1 31. A rack mounted computer system comprising:
- a first chassis having a plurality of servers mounted therein;
- a second chassis having a plurality of servers mounted therein;
- 4 a central power supply system coupled to the first and second chassis and supplying power

5 thereto;

51362.02/1662.39400 - 24 -

6	a first chassis communication module coupled to each server in the first chassis by way of a
7	first communication bus;
8	a second chassis communication module coupled to each server in the second chassis by
9	way of a second communication bus;
10	a third communication bus coupling the first and second chassis communication module;
11	wherein the first chassis communication module comprises:
12	a microcontroller coupled to the first communication bus and the third
13	communication bus; and
14	an electrically erasable programmable read only memory (EEPROM) coupled to
直5	the microcontroller and adapted to store software images executed by the microcontroller;
1 6	wherein the second chassis communication module comprises:
1 7	a microcontroller coupled to the second communication bus and the third
15 16 17 18 19 19 10 10 10 10 10 10 10 10 10 10 10 10 10	communication bus; and
19	an EEPROM coupled to the microcontroller adapted to store software images
120	executed by the microcontroller;
1	wherein a server of the plurality of servers in one of the first and second chassis is adapted
22	broadcast simultaneously a new software image to be flashed to each EEPROM in each of the first
23	and second chassis communication modules.
1	32. The rack mounted computer system as defined in claim 31 wherein the server of the
2	plurality of servers is configured to compress the new software image prior to broadcasting the

new software image.

- 1 33. The rack mounted computer system as defined in claim 32 further comprising:
- 2 said server of the plurality of servers is configured to use Huffman encoding to compress
- 3 the new software image; and

- 4 wherein the first server of the plurality of servers is configured to not send a frequency
- 5 table used for the Huffman encoding along with the new compressed software image.
- 1 34. The rack mounted computer system as defined in claim 33 wherein the server of the
- 2 plurality of servers is further configured to perform the Huffman encoding using a frequency table
- 3 that is not specifically indicative of the frequency of symbols in the new software image.
 - 35. The rack mounted computer system as defined in claim 33 wherein each of the microcontrollers in each of the first and second chassis communication modules is adapted to use a predefined frequency table to decompress the new software image prior to flashing.
 - 36. The rack mounted system as defined in claim 31 wherein the first communication bus is a low bandwidth communication bus.
- 1 37. The rack mounted system as defined in claim 36 wherein the low bandwidth
- 2 communication bus is an I²C serial bus.
- 1 38. The rack mounted system as defined in claim 31 wherein the second communication bus is
- 2 a low bandwidth communication bus.

51362.02/1662.39400 - 26 -

- 1 39. The rack mounted system as defined in claim 38 wherein the low bandwidth
- 2 communication bus is an I²C serial bus.
- 1 40. The rack mounted system as defined in claim 31 wherein the third communication bus is an
- 2 RS-485 compliant bus.

1

3

10

11

- 41. A system comprising:
- 2 a first computer means for sending a new software image;
 - a plurality of computer means for receiving the new software image, each of the plurality of computer means having an electrically erasable programmable read only memory (ROM) device requiring a software image;
 - a communication bus means coupling the first computer means and the plurality of computer means, the communication bus means for allowing the first computer means to send the new software images to the plurality of computer means; and

wherein the first computer means is adapted to simultaneously broadcast the new software image to each of the plurality of computer means across the communication means, the new software image to be placed in the EEPROM device of each of the plurality of computer means.

- 1 42. The system as defined in claim 41 wherein the first computer means is adapted to compress
- 2 the new software image prior to its broadcast across the communication means.
- 1 43. The system as defined in claim 42 wherein the first computer means is adapted to Huffman
- 2 encode the new software image prior to its transfer, and wherein the first computer means is further

51362.02/1662.39400 - 27 -

[]1

8

- 1 44. The system as defined in claim 43 wherein the first computer means uses a predefined
- 2 frequency table to encode each new software image.
- 1 45. The system as defined in claim 43 wherein the plurality of computer means each uses a
- 2 predefined frequency table to decode each new software image prior to flashing.
 - 46. The system as defined in claim 41 wherein each of the plurality of computer means further comprises:
 - a digital computing means for executing software programs, the digital computing means coupled to the EEPROM device; and
 - a memory means for temporarily storing data and software programs, the memory means coupled to the digital computing means;
 - wherein the digital computer means is adapted to receive the new software image broadcast across the communication means and store the new software image in the memory means; and
- wherein the digital computing means is further adapted to flash the new software image to the EEPROM after the entire new software image is stored in the memory means.
- 1 47. The system as defined in claim 46 wherein the first computer means is adapted to compress
- 2 the new software image prior to its broadcast.

- 28 -

- 1 48. The system as defined in claim 47 wherein the digital computing means of each of the
- 2 plurality of computer means is further adapted to decompress the new software image prior to
- 3 flashing that new software image to the EEPROM device.
- 1 49. The system as defined in claim 47 wherein the digital computing means further comprises a
- 2 microcontroller.
- 1 50. The system as defined in claim 47 wherein the memory means further comprises a random
- 2 access memory array.
 - 51. The system as defined in claim 47 wherein the communication means further comprises a serial communication bus.
 - 52. The system as defined in claim 51 wherein the serial communication bus further comprises an I²C serial bus.